verilog_data-1 / abdelazeem201_ASIC-Design-Roadmap
1.05 MB
SAIFIINDUSTRIES's picture
Add batch 3 (alexforencich_verilog-uart, schlae_graphics-gremlin, quanzaihh_Neural-Network-Accelerator, google_CFU-Playground, abdelazeem201_ASIC-Design-Roadmap)
a33685b verified