BerkeleyLab_Bedrock/fpga_family/xilinx/IBUFDS.v

`timescale 1ns / 1ns

(* ivl_synthesis_cell *)
module IBUFDS (
	output O,
	input I,
	input IB
);
	parameter DIFF_TERM = "FALSE";
	buf B1(O, I);
endmodule