Hugging Face
Models
Datasets
Spaces
Buckets
new
Docs
Enterprise
Pricing
Website
Tasks
HuggingChat
Collections
Languages
Organizations
Community
Blog
Posts
Daily Papers
Hardware
Learn
Discord
Forum
GitHub
Solutions
Team & Enterprise
Hugging Face PRO
Enterprise Support
Inference Providers
Inference Endpoints
Storage Buckets
Log In
Sign Up
Datasets:
SAIFIINDUSTRIES
/
verilog_data-2
Like
0
Dataset card
Files
Files and versions
xet
Community
35f18cd
verilog_data-2
/
CutestPanda_Opensoc
/
108_apb_sdio
/
rtl
184 kB
1 contributor
History:
1 commit
SAIFIINDUSTRIES
Add Batch 2 with 10 repos
0693bdd
verified
6 days ago
apb_sdio.v
Safe
19.2 kB
Add Batch 2 with 10 repos
6 days ago
bram_simple_dual_port.v
Safe
4.07 kB
Add Batch 2 with 10 repos
6 days ago
dram_simple_dual_port.v
Safe
4 kB
Add Batch 2 with 10 repos
6 days ago
fifo_base_on_ram.v
Safe
7.04 kB
Add Batch 2 with 10 repos
6 days ago
fifo_based_on_lutram.v
Safe
8.6 kB
Add Batch 2 with 10 repos
6 days ago
fifo_based_on_ram_std.v
Safe
8.11 kB
Add Batch 2 with 10 repos
6 days ago
fifo_show_ahead_buffer.v
Safe
4.32 kB
Add Batch 2 with 10 repos
6 days ago
itr_generator.v
Safe
3.2 kB
Add Batch 2 with 10 repos
6 days ago
ram_fifo_wrapper.v
Safe
8.14 kB
Add Batch 2 with 10 repos
6 days ago
sd_card_ctrler.v
Safe
10.4 kB
Add Batch 2 with 10 repos
6 days ago
sd_card_init.v
Safe
15.5 kB
Add Batch 2 with 10 repos
6 days ago
sdio_ctrler.v
Safe
66.5 kB
Add Batch 2 with 10 repos
6 days ago
sdio_itr_generator.v
Safe
4.14 kB
Add Batch 2 with 10 repos
6 days ago
sdio_regs_interface.v
Safe
14.7 kB
Add Batch 2 with 10 repos
6 days ago
sdio_sck_generator.v
Safe
6.12 kB
Add Batch 2 with 10 repos
6 days ago