Hugging Face
Models
Datasets
Spaces
Buckets
new
Docs
Enterprise
Pricing
Website
Tasks
HuggingChat
Collections
Languages
Organizations
Community
Blog
Posts
Daily Papers
Hardware
Learn
Discord
Forum
GitHub
Solutions
Team & Enterprise
Hugging Face PRO
Enterprise Support
Inference Providers
Inference Endpoints
Storage Buckets
Log In
Sign Up
Datasets:
SAIFIINDUSTRIES
/
verilog_data-2
Like
0
Dataset card
Files
Files and versions
xet
Community
35f18cd
verilog_data-2
/
CutestPanda_Opensoc
/
104_apb_audio_player
/
rtl
1 contributor
History:
1 commit
SAIFIINDUSTRIES
Add Batch 2 with 10 repos
0693bdd
verified
6 days ago
apb_audio_player.v
Safe
7.15 kB
Add Batch 2 with 10 repos
6 days ago
async_fifo.v
Safe
8.46 kB
Add Batch 2 with 10 repos
6 days ago
async_fifo_with_ram.v
Safe
5.55 kB
Add Batch 2 with 10 repos
6 days ago
async_handshake.v
Safe
4.03 kB
Add Batch 2 with 10 repos
6 days ago
audio_dac_ctrler.v
Safe
4.65 kB
Add Batch 2 with 10 repos
6 days ago
audio_fifo_wt.v
Safe
2.92 kB
Add Batch 2 with 10 repos
6 days ago
audio_player.v
Safe
8.49 kB
Add Batch 2 with 10 repos
6 days ago
audio_sample_gen.v
Safe
4.43 kB
Add Batch 2 with 10 repos
6 days ago
bram_simple_dual_port.v
Safe
4.07 kB
Add Batch 2 with 10 repos
6 days ago
bram_simple_dual_port_async.v
Safe
4.11 kB
Add Batch 2 with 10 repos
6 days ago
dram_simple_dual_port.v
Safe
4 kB
Add Batch 2 with 10 repos
6 days ago
dram_simple_dual_port_async.v
Safe
3.84 kB
Add Batch 2 with 10 repos
6 days ago
fifo_base_on_ram.v
Safe
7.04 kB
Add Batch 2 with 10 repos
6 days ago
fifo_based_on_lutram.v
Safe
8.6 kB
Add Batch 2 with 10 repos
6 days ago
fifo_based_on_ram_std.v
Safe
8.11 kB
Add Batch 2 with 10 repos
6 days ago
fifo_show_ahead_buffer.v
Safe
4.32 kB
Add Batch 2 with 10 repos
6 days ago
flash_dma.v
Safe
8.63 kB
Add Batch 2 with 10 repos
6 days ago
ram_fifo_wrapper.v
Safe
8.14 kB
Add Batch 2 with 10 repos
6 days ago
std_spi_tx_rx.v
Safe
13.4 kB
Add Batch 2 with 10 repos
6 days ago