verilog_data-2 / BerkeleyLab_Bedrock /.gitlab /ci /swap_gitid.gitlab-ci.yml
SAIFIINDUSTRIES's picture
Add Batch 8 with 10 repos
7df9186 verified
Raw
History Blame
163 Bytes
swap_gitid_test:
extends: .build-matrix
image: $IMAGE
before_script:
- cd build-tools/vivado_tcl
stage: test
script:
- tclsh test_swap_gitid.tcl