Hugging Face
Models
Datasets
Spaces
Buckets
new
Docs
Enterprise
Pricing
Website
Tasks
HuggingChat
Collections
Languages
Organizations
Community
Blog
Posts
Daily Papers
Hardware
Learn
Discord
Forum
GitHub
Solutions
Team & Enterprise
Hugging Face PRO
Enterprise Support
Inference Providers
Inference Endpoints
Storage Buckets
Log In
Sign Up
Datasets:
SAIFIINDUSTRIES
/
verilog_data-1
Like
0
Dataset card
Files
Files and versions
xet
Community
main
verilog_data-1
/
LeiWang1999_ZYNQ-NVDLA
/
paper
/
Tex
1 contributor
History:
1 commit
SAIFIINDUSTRIES
Add batch 8 (NetFPGA_netfpga, LeiWang1999_ZYNQ-NVDLA, secworks_sha256, Arlet_verilog-6502, ridecore_ridecore)
a3dba46
verified
6 days ago
Appendix.tex
Safe
10.5 kB
Add batch 8 (NetFPGA_netfpga, LeiWang1999_ZYNQ-NVDLA, secworks_sha256, Arlet_verilog-6502, ridecore_ridecore)
6 days ago
Backmatter.tex
Safe
3.42 kB
Add batch 8 (NetFPGA_netfpga, LeiWang1999_ZYNQ-NVDLA, secworks_sha256, Arlet_verilog-6502, ridecore_ridecore)
6 days ago
Chap_Conclusion.tex
Safe
1.87 kB
Add batch 8 (NetFPGA_netfpga, LeiWang1999_ZYNQ-NVDLA, secworks_sha256, Arlet_verilog-6502, ridecore_ridecore)
6 days ago
Chap_Guide.tex
Safe
19.7 kB
Add batch 8 (NetFPGA_netfpga, LeiWang1999_ZYNQ-NVDLA, secworks_sha256, Arlet_verilog-6502, ridecore_ridecore)
6 days ago
Chap_Hardware.tex
Safe
13.4 kB
Add batch 8 (NetFPGA_netfpga, LeiWang1999_ZYNQ-NVDLA, secworks_sha256, Arlet_verilog-6502, ridecore_ridecore)
6 days ago
Chap_Introduction.tex
Safe
15.7 kB
Add batch 8 (NetFPGA_netfpga, LeiWang1999_ZYNQ-NVDLA, secworks_sha256, Arlet_verilog-6502, ridecore_ridecore)
6 days ago
Chap_Preface.tex
Safe
7.62 kB
Add batch 8 (NetFPGA_netfpga, LeiWang1999_ZYNQ-NVDLA, secworks_sha256, Arlet_verilog-6502, ridecore_ridecore)
6 days ago
Chap_Result.tex
Safe
18.6 kB
Add batch 8 (NetFPGA_netfpga, LeiWang1999_ZYNQ-NVDLA, secworks_sha256, Arlet_verilog-6502, ridecore_ridecore)
6 days ago
Chap_Software.tex
Safe
20.6 kB
Add batch 8 (NetFPGA_netfpga, LeiWang1999_ZYNQ-NVDLA, secworks_sha256, Arlet_verilog-6502, ridecore_ridecore)
6 days ago
Chap_SystemOveral.tex
Safe
6.1 kB
Add batch 8 (NetFPGA_netfpga, LeiWang1999_ZYNQ-NVDLA, secworks_sha256, Arlet_verilog-6502, ridecore_ridecore)
6 days ago
Frontinfo.tex
Safe
1.77 kB
Add batch 8 (NetFPGA_netfpga, LeiWang1999_ZYNQ-NVDLA, secworks_sha256, Arlet_verilog-6502, ridecore_ridecore)
6 days ago
Frontmatter.tex
Safe
4.25 kB
Add batch 8 (NetFPGA_netfpga, LeiWang1999_ZYNQ-NVDLA, secworks_sha256, Arlet_verilog-6502, ridecore_ridecore)
6 days ago
Mainmatter.tex
Safe
441 Bytes
Add batch 8 (NetFPGA_netfpga, LeiWang1999_ZYNQ-NVDLA, secworks_sha256, Arlet_verilog-6502, ridecore_ridecore)
6 days ago
Prematter.tex
Safe
1.72 kB
Add batch 8 (NetFPGA_netfpga, LeiWang1999_ZYNQ-NVDLA, secworks_sha256, Arlet_verilog-6502, ridecore_ridecore)
6 days ago
__latexindent_temp.tex
Safe
3.49 kB
Add batch 8 (NetFPGA_netfpga, LeiWang1999_ZYNQ-NVDLA, secworks_sha256, Arlet_verilog-6502, ridecore_ridecore)
6 days ago
