Hugging Face
Models
Datasets
Spaces
Buckets
new
Docs
Enterprise
Pricing
Website
Tasks
HuggingChat
Collections
Languages
Organizations
Community
Blog
Posts
Daily Papers
Hardware
Learn
Discord
Forum
GitHub
Solutions
Team & Enterprise
Hugging Face PRO
Enterprise Support
Inference Providers
Inference Endpoints
Storage Buckets
Log In
Sign Up
Datasets:
SAIFIINDUSTRIES
/
verilog_data-1
like
0
Dataset card
Files
Files and versions
xet
Community
main
verilog_data-1
/
LeiWang1999_ZYNQ-NVDLA
/
paper
993 kB
1 contributor
History:
1 commit
SAIFIINDUSTRIES
Add batch 8 (NetFPGA_netfpga, LeiWang1999_ZYNQ-NVDLA, secworks_sha256, Arlet_verilog-6502, ridecore_ridecore)
a3dba46
verified
4 days ago
Biblio
Add batch 8 (NetFPGA_netfpga, LeiWang1999_ZYNQ-NVDLA, secworks_sha256, Arlet_verilog-6502, ridecore_ridecore)
4 days ago
Img
Add batch 8 (NetFPGA_netfpga, LeiWang1999_ZYNQ-NVDLA, secworks_sha256, Arlet_verilog-6502, ridecore_ridecore)
4 days ago
Style
Add batch 8 (NetFPGA_netfpga, LeiWang1999_ZYNQ-NVDLA, secworks_sha256, Arlet_verilog-6502, ridecore_ridecore)
4 days ago
Tex
Add batch 8 (NetFPGA_netfpga, LeiWang1999_ZYNQ-NVDLA, secworks_sha256, Arlet_verilog-6502, ridecore_ridecore)
4 days ago
tex_pic
Add batch 8 (NetFPGA_netfpga, LeiWang1999_ZYNQ-NVDLA, secworks_sha256, Arlet_verilog-6502, ridecore_ridecore)
4 days ago
visio
Add batch 8 (NetFPGA_netfpga, LeiWang1999_ZYNQ-NVDLA, secworks_sha256, Arlet_verilog-6502, ridecore_ridecore)
4 days ago
.gitignore
Safe
63 Bytes
Add batch 8 (NetFPGA_netfpga, LeiWang1999_ZYNQ-NVDLA, secworks_sha256, Arlet_verilog-6502, ridecore_ridecore)
4 days ago
README.md
Safe
13.3 kB
Add batch 8 (NetFPGA_netfpga, LeiWang1999_ZYNQ-NVDLA, secworks_sha256, Arlet_verilog-6502, ridecore_ridecore)
4 days ago
Thesis.aux
Safe
24.1 kB
Add batch 8 (NetFPGA_netfpga, LeiWang1999_ZYNQ-NVDLA, secworks_sha256, Arlet_verilog-6502, ridecore_ridecore)
4 days ago
Thesis.bbl
Safe
7.2 kB
Add batch 8 (NetFPGA_netfpga, LeiWang1999_ZYNQ-NVDLA, secworks_sha256, Arlet_verilog-6502, ridecore_ridecore)
4 days ago
Thesis.blg
Safe
1.81 kB
Add batch 8 (NetFPGA_netfpga, LeiWang1999_ZYNQ-NVDLA, secworks_sha256, Arlet_verilog-6502, ridecore_ridecore)
4 days ago
Thesis.log
Safe
96.9 kB
Add batch 8 (NetFPGA_netfpga, LeiWang1999_ZYNQ-NVDLA, secworks_sha256, Arlet_verilog-6502, ridecore_ridecore)
4 days ago
Thesis.out
Safe
10.6 kB
Add batch 8 (NetFPGA_netfpga, LeiWang1999_ZYNQ-NVDLA, secworks_sha256, Arlet_verilog-6502, ridecore_ridecore)
4 days ago
Thesis.tex
Safe
4.33 kB
Add batch 8 (NetFPGA_netfpga, LeiWang1999_ZYNQ-NVDLA, secworks_sha256, Arlet_verilog-6502, ridecore_ridecore)
4 days ago
Thesis.toc
Safe
6.61 kB
Add batch 8 (NetFPGA_netfpga, LeiWang1999_ZYNQ-NVDLA, secworks_sha256, Arlet_verilog-6502, ridecore_ridecore)
4 days ago
artratex.bat
Safe
2.17 kB
Add batch 8 (NetFPGA_netfpga, LeiWang1999_ZYNQ-NVDLA, secworks_sha256, Arlet_verilog-6502, ridecore_ridecore)
4 days ago
artratex.sh
Safe
3.72 kB
Add batch 8 (NetFPGA_netfpga, LeiWang1999_ZYNQ-NVDLA, secworks_sha256, Arlet_verilog-6502, ridecore_ridecore)
4 days ago
