verilog_data-1 / The-OpenROAD-Project_OpenSTA /sdc /test /sdc_design_rules_limits.ok
SAIFIINDUSTRIES's picture
Add batch 2 (danielholanda_LeFlow, The-OpenROAD-Project_OpenSTA, omarelhedaby_CNN-FPGA, QShen3_CNN-FPGA, openrisc_mor1kx)
23d354c verified
Raw
History Blame Contribute Delete
0 Bytes