verilog_data-1 / EttusResearch_uhd /.ci /utils /requirements_312.txt
SAIFIINDUSTRIES's picture
Add batch 1 (tiny-tpu-v2_tiny-tpu, chili-chips-ba_wireguard-fpga, ultraembedded_biriscv, EttusResearch_uhd, circuitvalley_USB_C_Industrial_Camera_FPGA_USB3)
7b1962c verified
Raw
History Blame
164 Bytes
git+https://github.com/labgrid-project/labgrid.git@a293b81a2721dc7e65d9001ecde726aa4f4f82af#egg=labgrid
fabric==3.2.2
pyroute2==0.9.2
pottery==3.0.1
py3tftp==1.3.0