verilog_data-1 / EttusResearch_uhd /.ci /uhd-pipeline-vars.yml
SAIFIINDUSTRIES's picture
Add batch 1 (tiny-tpu-v2_tiny-tpu, chili-chips-ba_wireguard-fpga, ultraembedded_biriscv, EttusResearch_uhd, circuitvalley_USB_C_Industrial_Camera_FPGA_USB3)
7b1962c verified
Raw
History Blame
82 Bytes
variables:
- name: UHDPipelineDockerImageArtifactName
value: 'DockerImageNames'