File size: 4,549 Bytes
23d354c | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 | %{
// OpenSTA, Static Timing Analyzer
// Copyright (c) 2025, Parallax Software, Inc.
//
// This program is free software: you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation, either version 3 of the License, or
// (at your option) any later version.
//
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
// GNU General Public License for more details.
//
// You should have received a copy of the GNU General Public License
// along with this program. If not, see <https://www.gnu.org/licenses/>.
//
// The origin of this software must not be misrepresented; you must not
// claim that you wrote the original software.
//
// Altered source versions must be plainly marked as such, and must not be
// misrepresented as being the original software.
//
// This notice may not be removed or altered from any source distribution.
#include <utility>
#include "util/FlexDisableRegister.hh"
#include "VerilogNamespace.hh"
#include "VerilogReader.hh"
#include "verilog/VerilogReaderPvt.hh"
#include "VerilogParse.hh"
#include "verilog/VerilogScanner.hh"
#undef YY_DECL
#define YY_DECL \
int \
sta::VerilogScanner::lex(sta::VerilogParse::semantic_type *const yylval, \
sta::VerilogParse::location_type *loc)
// update location on matching
#define YY_USER_ACTION loc->step(); loc->columns(yyleng);
typedef sta::VerilogParse::token token;
%}
%option c++
%option yyclass="sta::VerilogScanner"
%option prefix="Verilog"
%option noyywrap
%option never-interactive
%option stack
%option yylineno
/* %option debug */
%x COMMENT
%x QSTRING
SIGN "+"|"-"
UNSIGNED_NUMBER [0-9][0-9_]*
BLANK [ \t\r]
EOL \r?\n
ID_ESCAPED_TOKEN \\[^ \t\r\n]+[\r\n\t ]
ID_ALPHA_TOKEN [A-Za-z_][A-Za-z0-9_$]*
ID_TOKEN {ID_ESCAPED_TOKEN}|{ID_ALPHA_TOKEN}
%%
^[ \t]*`.*{EOL} { /* Macro definition. */
loc->lines();
loc->step();
}
"//"[^\n]*{EOL} { /* Single line comment. */
loc->lines();
loc->step();
}
"/*" { BEGIN COMMENT; }
<COMMENT>{
.
{EOL} {
loc->lines();
loc->step();
}
"*/" { BEGIN INITIAL; }
<<EOF>> {
error("unterminated comment");
BEGIN(INITIAL);
yyterminate();
}
}
{SIGN}?{UNSIGNED_NUMBER}?"'"[sS]?[bB][01_xz]+ {
yylval->emplace<std::string>(yytext);
return token::CONSTANT;
}
{SIGN}?{UNSIGNED_NUMBER}?"'"[sS]?[oO][0-7_xz]+ {
yylval->emplace<std::string>(yytext);
return token::CONSTANT;
}
{SIGN}?{UNSIGNED_NUMBER}?"'"[sS]?[dD][0-9_]+ {
yylval->emplace<std::string>(yytext);
return token::CONSTANT;
}
{SIGN}?{UNSIGNED_NUMBER}?"'"[sS]?[hH][0-9a-fA-F_xz]+ {
yylval->emplace<std::string>(yytext);
return token::CONSTANT;
}
{SIGN}?[0-9]+ {
yylval->emplace<int>(static_cast<int>(atol(yytext)));
return token::INT;
}
":"|"."|"{"|"}"|"["|"]"|","|"*"|";"|"="|"-"|"+"|"|"|"("|")" {
return ((int) yytext[0]);
}
"(*" { return token::ATTR_OPEN; }
"*)" { return token::ATTR_CLOSED; }
assign { return token::ASSIGN; }
endmodule { return token::ENDMODULE; }
inout { return token::INOUT; }
input { return token::INPUT; }
module { return token::MODULE; }
output { return token::OUTPUT; }
parameter { return token::PARAMETER; }
defparam { return token::DEFPARAM; }
reg { return token::REG; }
specify { return token::SPECIFY; }
endspecify { return token::ENDSPECIFY; }
specparam { return token::SPECPARAM; }
supply0 { return token::SUPPLY0; }
supply1 { return token::SUPPLY1; }
tri { return token::TRI; }
wand { return token::WAND; }
wire { return token::WIRE; }
wor { return token::WOR; }
{ID_TOKEN}("."{ID_TOKEN})* {
yylval->emplace<std::string>(yytext, yyleng);
return token::ID;
}
{EOL} {
loc->lines();
loc->step();
}
{BLANK} { /* ignore blanks */ }
\" {
token_.clear();
BEGIN(QSTRING);
}
<QSTRING>\" {
BEGIN(INITIAL);
yylval->emplace<std::string>(std::move(token_));
return token::STRING;
}
<QSTRING>{EOL} {
error("unterminated quoted string");
BEGIN(INITIAL);
yylval->emplace<std::string>(std::move(token_));
return token::STRING;
}
<QSTRING>\\{EOL} {
/* Line continuation. */
loc->lines();
loc->step();
}
<QSTRING>[^\r\n\"]+ {
/* Anything but return or double quote */
token_ += yytext;
}
<QSTRING><<EOF>> {
error("unterminated string constant");
BEGIN(INITIAL);
yyterminate();
}
/* Send out of bound characters to parser. */
. { return (int) yytext[0]; }
%%
|