sanmonga22 commited on
Commit
20ecd4e
·
verified ·
1 Parent(s): 7dae115

Sanitize public model card metadata

Browse files
Files changed (1) hide show
  1. README.md +16 -8
README.md CHANGED
@@ -1,10 +1,18 @@
1
  ---
2
- license: other
3
- base_model: nvidia/Llama-3.1-NemoGuard-8B-Topic-Control
4
- tags: [qualcomm, hexagon, npu, qnn, qhexrt, v81, llama, guardrail, topic-control]
 
 
 
 
 
5
  ---
6
- # Llama-3.1-NemoGuard-8B-Topic-Control — Hexagon NPU (v81)
7
- QHexRT-runnable, arch-pinned QNN bundle of NVIDIA's NemoGuard topic-control guardrail for **Hexagon v81**
8
- (SM8850, soc_model 87). LoRA on Llama-3.1-8B-Instruct, merged onto an ungated base, converted via QHexRT's
9
- **dense decode-split** (8 chained `decode_p*` parts + `llama_generate_sharded`). **Device-validated W8
10
- greedy-EXACT vs HF gold @ ~3.6 tok/s.** See `runanywhere/nemotron_nano_8b_HNPU` for the run recipe.
 
 
 
 
1
  ---
2
+ license: "other"
3
+ tags:
4
+ - "hnpu"
5
+ - "hexagon"
6
+ - "npu"
7
+ - "classification"
8
+ base_model: "nvidia/Llama-3.1-NemoGuard-8B-Topic-Control"
9
+ pipeline_tag: "text-classification"
10
  ---
11
+
12
+ # nemoguard 8b topic control HNPU
13
+
14
+ Prebuilt HNPU artifacts for [nvidia/Llama-3.1-NemoGuard-8B-Topic-Control](https://huggingface.co/nvidia/Llama-3.1-NemoGuard-8B-Topic-Control), a public classification model.
15
+
16
+ For model behavior, license, intended use, and limitations, see the [upstream model card](https://huggingface.co/nvidia/Llama-3.1-NemoGuard-8B-Topic-Control).
17
+
18
+ Artifacts are architecture-pinned. Available artifact directories: `v81/`.