Hugging Face
Models
Datasets
Spaces
Buckets
new
Docs
Enterprise
Pricing
Website
Tasks
HuggingChat
Collections
Languages
Organizations
Community
Blog
Posts
Daily Papers
Hardware
Learn
Discord
Forum
GitHub
Solutions
Team & Enterprise
Hugging Face PRO
Enterprise Support
Inference Providers
Inference Endpoints
Storage Buckets
Log In
Sign Up
Datasets:
SAIFIINDUSTRIES
/
verilog_data-2
Like
0
Dataset card
Files
Files and versions
xet
Community
main
verilog_data-2
/
KASIRGA-KIZIL_tekno-kizil
/
testler
/
uart-timer-demo
17.3 kB
1 contributor
History:
1 commit
SAIFIINDUSTRIES
Add Batch 1 with 10 repos
8dc19e4
verified
8 days ago
get_static_hex.py
Safe
724 Bytes
Add Batch 1 with 10 repos
8 days ago
makehexmem.py
Safe
2.07 kB
Add Batch 1 with 10 repos
8 days ago
uart_demo.c
Safe
5.54 kB
Add Batch 1 with 10 repos
8 days ago
uart_driver.h
Safe
6.21 kB
Add Batch 1 with 10 repos
8 days ago
vhtocoe.py
Safe
2.72 kB
Add Batch 1 with 10 repos
8 days ago
