Datasets:

SAIFIINDUSTRIES
/

verilog_data-1

Dataset card Files Files and versions

verilog_data-1 / MiSTer-devel_Minimig-AGA_MiSTer /sys /f2sdram_safe_terminator.sv

Commit History

Add Batch 7 with 10 repos

24bce15
verified

SAIFIINDUSTRIES commited on 5 days ago