Add batch 8 (NetFPGA_netfpga, LeiWang1999_ZYNQ-NVDLA, secworks_sha256, Arlet_verilog-6502, ridecore_ridecore)
a3dba46 verified | <spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"> | |
| <spirit:vendor>xilinx.com</spirit:vendor> | |
| <spirit:library>user</spirit:library> | |
| <spirit:name>NV_nvdla_wrapper</spirit:name> | |
| <spirit:version>1.0</spirit:version> | |
| <spirit:busInterfaces> | |
| <spirit:busInterface> | |
| <spirit:name>m_axi</spirit:name> | |
| <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/> | |
| <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/> | |
| <spirit:master> | |
| <spirit:addressSpaceRef spirit:addressSpaceRef="m_axi"/> | |
| </spirit:master> | |
| <spirit:portMaps> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>AWID</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>nvdla_core2dbb_aw_awid</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>AWADDR</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>nvdla_core2dbb_aw_awaddr</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>AWLEN</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>nvdla_core2dbb_aw_awlen</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>AWSIZE</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>nvdla_core2dbb_aw_awsize</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>AWBURST</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>m_axi_awburst</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>AWLOCK</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>m_axi_awlock</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>AWCACHE</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>m_axi_awcache</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>AWPROT</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>m_axi_awprot</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>AWQOS</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>m_axi_awqos</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>AWUSER</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>m_axi_awuser</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>AWVALID</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>nvdla_core2dbb_aw_awvalid</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>AWREADY</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>nvdla_core2dbb_aw_awready</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>WDATA</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>nvdla_core2dbb_w_wdata</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>WSTRB</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>nvdla_core2dbb_w_wstrb</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>WLAST</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>nvdla_core2dbb_w_wlast</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>WUSER</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>m_axi_wuser</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>WVALID</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>nvdla_core2dbb_w_wvalid</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>WREADY</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>nvdla_core2dbb_w_wready</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>BID</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>nvdla_core2dbb_b_bid</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>BRESP</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>m_axi_bresp</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>BUSER</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>m_axi_buser</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>BVALID</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>nvdla_core2dbb_b_bvalid</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>BREADY</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>nvdla_core2dbb_b_bready</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>ARID</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>nvdla_core2dbb_ar_arid</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>ARADDR</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>nvdla_core2dbb_ar_araddr</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>ARLEN</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>nvdla_core2dbb_ar_arlen</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>ARSIZE</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>nvdla_core2dbb_ar_arsize</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>ARBURST</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>m_axi_arburst</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>ARLOCK</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>m_axi_arlock</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>ARCACHE</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>m_axi_arcache</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>ARPROT</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>m_axi_arprot</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>ARQOS</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>m_axi_arqos</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>ARUSER</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>m_axi_aruser</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>ARVALID</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>nvdla_core2dbb_ar_arvalid</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>ARREADY</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>nvdla_core2dbb_ar_arready</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>RID</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>nvdla_core2dbb_r_rid</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>RDATA</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>nvdla_core2dbb_r_rdata</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>RRESP</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>m_axi_rresp</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>RLAST</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>nvdla_core2dbb_r_rlast</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>RUSER</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>m_axi_ruser</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>RVALID</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>nvdla_core2dbb_r_rvalid</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>RREADY</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>nvdla_core2dbb_r_rready</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| </spirit:portMaps> | |
| </spirit:busInterface> | |
| <spirit:busInterface> | |
| <spirit:name>s_apb</spirit:name> | |
| <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="apb" spirit:version="1.0"/> | |
| <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="apb_rtl" spirit:version="1.0"/> | |
| <spirit:slave> | |
| <spirit:memoryMapRef spirit:memoryMapRef="s_apb"/> | |
| </spirit:slave> | |
| <spirit:portMaps> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>PADDR</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>paddr</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>PSEL</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>psel</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>PENABLE</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>penable</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>PWRITE</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>pwrite</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>PWDATA</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>pwdata</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>PREADY</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>pready</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>PRDATA</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>prdata</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>PSLVERR</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>pslverr</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| </spirit:portMaps> | |
| </spirit:busInterface> | |
| <spirit:busInterface> | |
| <spirit:name>csb_rstn</spirit:name> | |
| <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/> | |
| <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/> | |
| <spirit:slave/> | |
| <spirit:portMaps> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>RST</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>csb_rstn</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| </spirit:portMaps> | |
| <spirit:parameters> | |
| <spirit:parameter> | |
| <spirit:name>POLARITY</spirit:name> | |
| <spirit:value spirit:id="BUSIFPARAM_VALUE.CSB_RSTN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value> | |
| </spirit:parameter> | |
| </spirit:parameters> | |
| </spirit:busInterface> | |
| <spirit:busInterface> | |
| <spirit:name>rstn</spirit:name> | |
| <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/> | |
| <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/> | |
| <spirit:slave/> | |
| <spirit:portMaps> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>RST</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>rstn</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| </spirit:portMaps> | |
| <spirit:parameters> | |
| <spirit:parameter> | |
| <spirit:name>POLARITY</spirit:name> | |
| <spirit:value spirit:id="BUSIFPARAM_VALUE.RSTN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value> | |
| </spirit:parameter> | |
| </spirit:parameters> | |
| </spirit:busInterface> | |
| <spirit:busInterface> | |
| <spirit:name>core_clk</spirit:name> | |
| <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/> | |
| <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/> | |
| <spirit:slave/> | |
| <spirit:portMaps> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>CLK</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>core_clk</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| </spirit:portMaps> | |
| <spirit:parameters> | |
| <spirit:parameter> | |
| <spirit:name>ASSOCIATED_RESET</spirit:name> | |
| <spirit:value spirit:id="BUSIFPARAM_VALUE.CORE_CLK.ASSOCIATED_RESET">rstn</spirit:value> | |
| </spirit:parameter> | |
| </spirit:parameters> | |
| </spirit:busInterface> | |
| <spirit:busInterface> | |
| <spirit:name>csb_clk</spirit:name> | |
| <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/> | |
| <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/> | |
| <spirit:slave/> | |
| <spirit:portMaps> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>CLK</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>csb_clk</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| </spirit:portMaps> | |
| <spirit:parameters> | |
| <spirit:parameter> | |
| <spirit:name>ASSOCIATED_RESET</spirit:name> | |
| <spirit:value spirit:id="BUSIFPARAM_VALUE.CSB_CLK.ASSOCIATED_RESET">csb_rstn</spirit:value> | |
| </spirit:parameter> | |
| </spirit:parameters> | |
| </spirit:busInterface> | |
| <spirit:busInterface> | |
| <spirit:name>dla_intr</spirit:name> | |
| <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/> | |
| <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/> | |
| <spirit:master/> | |
| <spirit:portMaps> | |
| <spirit:portMap> | |
| <spirit:logicalPort> | |
| <spirit:name>INTERRUPT</spirit:name> | |
| </spirit:logicalPort> | |
| <spirit:physicalPort> | |
| <spirit:name>dla_intr</spirit:name> | |
| </spirit:physicalPort> | |
| </spirit:portMap> | |
| </spirit:portMaps> | |
| <spirit:parameters> | |
| <spirit:parameter> | |
| <spirit:name>SENSITIVITY</spirit:name> | |
| <spirit:value spirit:id="BUSIFPARAM_VALUE.DLA_INTR.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value> | |
| </spirit:parameter> | |
| </spirit:parameters> | |
| </spirit:busInterface> | |
| </spirit:busInterfaces> | |
| <spirit:addressSpaces> | |
| <spirit:addressSpace> | |
| <spirit:name>m_axi</spirit:name> | |
| <spirit:range spirit:format="long" spirit:minimum="4096" spirit:rangeType="long">16777216T</spirit:range> | |
| <spirit:width spirit:format="long" spirit:resolve="dependent">64</spirit:width> | |
| </spirit:addressSpace> | |
| </spirit:addressSpaces> | |
| <spirit:memoryMaps> | |
| <spirit:memoryMap> | |
| <spirit:name>s_apb</spirit:name> | |
| <spirit:addressBlock> | |
| <spirit:name>reg</spirit:name> | |
| <spirit:baseAddress spirit:format="long">0</spirit:baseAddress> | |
| <spirit:range spirit:format="long">4096</spirit:range> | |
| <spirit:width spirit:format="long">0</spirit:width> | |
| </spirit:addressBlock> | |
| </spirit:memoryMap> | |
| </spirit:memoryMaps> | |
| <spirit:model> | |
| <spirit:views> | |
| <spirit:view> | |
| <spirit:name>xilinx_anylanguagesynthesis</spirit:name> | |
| <spirit:displayName>Synthesis</spirit:displayName> | |
| <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier> | |
| <spirit:language>Verilog</spirit:language> | |
| <spirit:modelName>NV_nvdla_wrapper</spirit:modelName> | |
| <spirit:fileSetRef> | |
| <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName> | |
| </spirit:fileSetRef> | |
| <spirit:parameters> | |
| <spirit:parameter> | |
| <spirit:name>viewChecksum</spirit:name> | |
| <spirit:value>b4683d40</spirit:value> | |
| </spirit:parameter> | |
| </spirit:parameters> | |
| </spirit:view> | |
| <spirit:view> | |
| <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name> | |
| <spirit:displayName>Simulation</spirit:displayName> | |
| <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier> | |
| <spirit:language>Verilog</spirit:language> | |
| <spirit:modelName>NV_nvdla_wrapper</spirit:modelName> | |
| <spirit:fileSetRef> | |
| <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName> | |
| </spirit:fileSetRef> | |
| <spirit:parameters> | |
| <spirit:parameter> | |
| <spirit:name>viewChecksum</spirit:name> | |
| <spirit:value>b4683d40</spirit:value> | |
| </spirit:parameter> | |
| </spirit:parameters> | |
| </spirit:view> | |
| <spirit:view> | |
| <spirit:name>xilinx_xpgui</spirit:name> | |
| <spirit:displayName>UI Layout</spirit:displayName> | |
| <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier> | |
| <spirit:fileSetRef> | |
| <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName> | |
| </spirit:fileSetRef> | |
| <spirit:parameters> | |
| <spirit:parameter> | |
| <spirit:name>viewChecksum</spirit:name> | |
| <spirit:value>f64a5dae</spirit:value> | |
| </spirit:parameter> | |
| </spirit:parameters> | |
| </spirit:view> | |
| </spirit:views> | |
| <spirit:ports> | |
| <spirit:port> | |
| <spirit:name>core_clk</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>in</spirit:direction> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>csb_clk</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>in</spirit:direction> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>rstn</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>in</spirit:direction> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>csb_rstn</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>in</spirit:direction> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>dla_intr</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>out</spirit:direction> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>nvdla_core2dbb_aw_awvalid</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>out</spirit:direction> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>nvdla_core2dbb_aw_awready</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>in</spirit:direction> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| <spirit:driver> | |
| <spirit:defaultValue spirit:format="long">0</spirit:defaultValue> | |
| </spirit:driver> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>nvdla_core2dbb_aw_awid</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>out</spirit:direction> | |
| <spirit:vector> | |
| <spirit:left spirit:format="long">7</spirit:left> | |
| <spirit:right spirit:format="long">0</spirit:right> | |
| </spirit:vector> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic_vector</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>nvdla_core2dbb_aw_awlen</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>out</spirit:direction> | |
| <spirit:vector> | |
| <spirit:left spirit:format="long">3</spirit:left> | |
| <spirit:right spirit:format="long">0</spirit:right> | |
| </spirit:vector> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic_vector</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>nvdla_core2dbb_aw_awsize</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>out</spirit:direction> | |
| <spirit:vector> | |
| <spirit:left spirit:format="long">2</spirit:left> | |
| <spirit:right spirit:format="long">0</spirit:right> | |
| </spirit:vector> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic_vector</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>nvdla_core2dbb_aw_awaddr</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>out</spirit:direction> | |
| <spirit:vector> | |
| <spirit:left spirit:format="long">63</spirit:left> | |
| <spirit:right spirit:format="long">0</spirit:right> | |
| </spirit:vector> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic_vector</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>nvdla_core2dbb_w_wvalid</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>out</spirit:direction> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>nvdla_core2dbb_w_wready</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>in</spirit:direction> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| <spirit:driver> | |
| <spirit:defaultValue spirit:format="long">0</spirit:defaultValue> | |
| </spirit:driver> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>nvdla_core2dbb_w_wdata</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>out</spirit:direction> | |
| <spirit:vector> | |
| <spirit:left spirit:format="long">63</spirit:left> | |
| <spirit:right spirit:format="long">0</spirit:right> | |
| </spirit:vector> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic_vector</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>nvdla_core2dbb_w_wstrb</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>out</spirit:direction> | |
| <spirit:vector> | |
| <spirit:left spirit:format="long">7</spirit:left> | |
| <spirit:right spirit:format="long">0</spirit:right> | |
| </spirit:vector> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic_vector</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>nvdla_core2dbb_w_wlast</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>out</spirit:direction> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>nvdla_core2dbb_ar_arvalid</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>out</spirit:direction> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>nvdla_core2dbb_ar_arready</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>in</spirit:direction> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| <spirit:driver> | |
| <spirit:defaultValue spirit:format="long">0</spirit:defaultValue> | |
| </spirit:driver> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>nvdla_core2dbb_ar_arid</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>out</spirit:direction> | |
| <spirit:vector> | |
| <spirit:left spirit:format="long">7</spirit:left> | |
| <spirit:right spirit:format="long">0</spirit:right> | |
| </spirit:vector> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic_vector</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>nvdla_core2dbb_ar_arlen</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>out</spirit:direction> | |
| <spirit:vector> | |
| <spirit:left spirit:format="long">3</spirit:left> | |
| <spirit:right spirit:format="long">0</spirit:right> | |
| </spirit:vector> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic_vector</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>nvdla_core2dbb_ar_arsize</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>out</spirit:direction> | |
| <spirit:vector> | |
| <spirit:left spirit:format="long">2</spirit:left> | |
| <spirit:right spirit:format="long">0</spirit:right> | |
| </spirit:vector> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic_vector</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>nvdla_core2dbb_ar_araddr</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>out</spirit:direction> | |
| <spirit:vector> | |
| <spirit:left spirit:format="long">63</spirit:left> | |
| <spirit:right spirit:format="long">0</spirit:right> | |
| </spirit:vector> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic_vector</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>nvdla_core2dbb_b_bvalid</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>in</spirit:direction> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| <spirit:driver> | |
| <spirit:defaultValue spirit:format="long">0</spirit:defaultValue> | |
| </spirit:driver> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>nvdla_core2dbb_b_bready</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>out</spirit:direction> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>nvdla_core2dbb_b_bid</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>in</spirit:direction> | |
| <spirit:vector> | |
| <spirit:left spirit:format="long">7</spirit:left> | |
| <spirit:right spirit:format="long">0</spirit:right> | |
| </spirit:vector> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic_vector</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| <spirit:driver> | |
| <spirit:defaultValue spirit:format="long">0</spirit:defaultValue> | |
| </spirit:driver> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>nvdla_core2dbb_r_rvalid</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>in</spirit:direction> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| <spirit:driver> | |
| <spirit:defaultValue spirit:format="long">0</spirit:defaultValue> | |
| </spirit:driver> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>nvdla_core2dbb_r_rready</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>out</spirit:direction> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>nvdla_core2dbb_r_rid</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>in</spirit:direction> | |
| <spirit:vector> | |
| <spirit:left spirit:format="long">7</spirit:left> | |
| <spirit:right spirit:format="long">0</spirit:right> | |
| </spirit:vector> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic_vector</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| <spirit:driver> | |
| <spirit:defaultValue spirit:format="long">0</spirit:defaultValue> | |
| </spirit:driver> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>nvdla_core2dbb_r_rlast</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>in</spirit:direction> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| <spirit:driver> | |
| <spirit:defaultValue spirit:format="long">0</spirit:defaultValue> | |
| </spirit:driver> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>nvdla_core2dbb_r_rdata</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>in</spirit:direction> | |
| <spirit:vector> | |
| <spirit:left spirit:format="long">63</spirit:left> | |
| <spirit:right spirit:format="long">0</spirit:right> | |
| </spirit:vector> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic_vector</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| <spirit:driver> | |
| <spirit:defaultValue spirit:format="long">0</spirit:defaultValue> | |
| </spirit:driver> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>m_axi_awburst</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>out</spirit:direction> | |
| <spirit:vector> | |
| <spirit:left spirit:format="long">1</spirit:left> | |
| <spirit:right spirit:format="long">0</spirit:right> | |
| </spirit:vector> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic_vector</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>m_axi_awlock</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>out</spirit:direction> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>m_axi_awcache</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>out</spirit:direction> | |
| <spirit:vector> | |
| <spirit:left spirit:format="long">3</spirit:left> | |
| <spirit:right spirit:format="long">0</spirit:right> | |
| </spirit:vector> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic_vector</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>m_axi_awprot</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>out</spirit:direction> | |
| <spirit:vector> | |
| <spirit:left spirit:format="long">2</spirit:left> | |
| <spirit:right spirit:format="long">0</spirit:right> | |
| </spirit:vector> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic_vector</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>m_axi_awqos</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>out</spirit:direction> | |
| <spirit:vector> | |
| <spirit:left spirit:format="long">3</spirit:left> | |
| <spirit:right spirit:format="long">0</spirit:right> | |
| </spirit:vector> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic_vector</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>m_axi_awuser</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>out</spirit:direction> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>m_axi_wuser</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>out</spirit:direction> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>m_axi_bresp</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>in</spirit:direction> | |
| <spirit:vector> | |
| <spirit:left spirit:format="long">1</spirit:left> | |
| <spirit:right spirit:format="long">0</spirit:right> | |
| </spirit:vector> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic_vector</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| <spirit:driver> | |
| <spirit:defaultValue spirit:format="long">0</spirit:defaultValue> | |
| </spirit:driver> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>m_axi_buser</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>in</spirit:direction> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| <spirit:driver> | |
| <spirit:defaultValue spirit:format="long">0</spirit:defaultValue> | |
| </spirit:driver> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>m_axi_arburst</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>out</spirit:direction> | |
| <spirit:vector> | |
| <spirit:left spirit:format="long">1</spirit:left> | |
| <spirit:right spirit:format="long">0</spirit:right> | |
| </spirit:vector> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic_vector</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>m_axi_arlock</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>out</spirit:direction> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>m_axi_arcache</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>out</spirit:direction> | |
| <spirit:vector> | |
| <spirit:left spirit:format="long">3</spirit:left> | |
| <spirit:right spirit:format="long">0</spirit:right> | |
| </spirit:vector> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic_vector</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>m_axi_arprot</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>out</spirit:direction> | |
| <spirit:vector> | |
| <spirit:left spirit:format="long">2</spirit:left> | |
| <spirit:right spirit:format="long">0</spirit:right> | |
| </spirit:vector> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic_vector</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>m_axi_arqos</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>out</spirit:direction> | |
| <spirit:vector> | |
| <spirit:left spirit:format="long">3</spirit:left> | |
| <spirit:right spirit:format="long">0</spirit:right> | |
| </spirit:vector> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic_vector</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>m_axi_aruser</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>out</spirit:direction> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>m_axi_rresp</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>in</spirit:direction> | |
| <spirit:vector> | |
| <spirit:left spirit:format="long">1</spirit:left> | |
| <spirit:right spirit:format="long">0</spirit:right> | |
| </spirit:vector> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic_vector</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| <spirit:driver> | |
| <spirit:defaultValue spirit:format="long">0</spirit:defaultValue> | |
| </spirit:driver> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>m_axi_ruser</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>in</spirit:direction> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| <spirit:driver> | |
| <spirit:defaultValue spirit:format="long">0</spirit:defaultValue> | |
| </spirit:driver> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>psel</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>in</spirit:direction> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>penable</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>in</spirit:direction> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>pwrite</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>in</spirit:direction> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>paddr</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>in</spirit:direction> | |
| <spirit:vector> | |
| <spirit:left spirit:format="long">31</spirit:left> | |
| <spirit:right spirit:format="long">0</spirit:right> | |
| </spirit:vector> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic_vector</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>pwdata</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>in</spirit:direction> | |
| <spirit:vector> | |
| <spirit:left spirit:format="long">31</spirit:left> | |
| <spirit:right spirit:format="long">0</spirit:right> | |
| </spirit:vector> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic_vector</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>prdata</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>out</spirit:direction> | |
| <spirit:vector> | |
| <spirit:left spirit:format="long">31</spirit:left> | |
| <spirit:right spirit:format="long">0</spirit:right> | |
| </spirit:vector> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic_vector</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>pready</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>out</spirit:direction> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| </spirit:wire> | |
| </spirit:port> | |
| <spirit:port> | |
| <spirit:name>pslverr</spirit:name> | |
| <spirit:wire> | |
| <spirit:direction>out</spirit:direction> | |
| <spirit:wireTypeDefs> | |
| <spirit:wireTypeDef> | |
| <spirit:typeName>std_logic</spirit:typeName> | |
| <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef> | |
| <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef> | |
| </spirit:wireTypeDef> | |
| </spirit:wireTypeDefs> | |
| </spirit:wire> | |
| </spirit:port> | |
| </spirit:ports> | |
| </spirit:model> | |
| <spirit:choices> | |
| <spirit:choice> | |
| <spirit:name>choice_list_99a1d2b9</spirit:name> | |
| <spirit:enumeration>LEVEL_HIGH</spirit:enumeration> | |
| <spirit:enumeration>LEVEL_LOW</spirit:enumeration> | |
| <spirit:enumeration>EDGE_RISING</spirit:enumeration> | |
| <spirit:enumeration>EDGE_FALLING</spirit:enumeration> | |
| </spirit:choice> | |
| <spirit:choice> | |
| <spirit:name>choice_list_9d8b0d81</spirit:name> | |
| <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration> | |
| <spirit:enumeration>ACTIVE_LOW</spirit:enumeration> | |
| </spirit:choice> | |
| </spirit:choices> | |
| <spirit:fileSets> | |
| <spirit:fileSet> | |
| <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name> | |
| <spirit:file> | |
| <spirit:name>src/HLS_cdp_icvt.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/HLS_cdp_ocvt.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/MUX2D4.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/MUX2HDD2.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_BLKBOX_SINK.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_BLKBOX_SRC0.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_CLK_gate_power.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CACC_CALC_int8.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CACC_assembly_buffer.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CACC_assembly_ctrl.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CACC_calculator.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CACC_delivery_buffer.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CACC_delivery_ctrl.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CACC_dual_reg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/simulate_x_tick.vh</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| <spirit:isIncludeFile>true</spirit:isIncludeFile> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CACC_regfile.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CACC_single_reg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CACC_slcg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDMA_CVT_cell.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDMA_DC_fifo.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDMA_IMG_ctrl.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDMA_IMG_fifo.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDMA_IMG_pack.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDMA_IMG_sg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDMA_IMG_sg2pack_fifo.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDMA_WT_8ATMM_fifo.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDMA_WT_fifo.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDMA_cvt.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDMA_dc.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDMA_dma_mux.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDMA_dual_reg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDMA_img.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDMA_regfile.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDMA_shared_buffer.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDMA_single_reg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDMA_slcg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDMA_status.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDMA_wt.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_DP_INTP_unit.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_DP_LUT_CTRL_unit.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_DP_LUT_ctrl.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_DP_MUL_unit.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_DP_bufferin_tp1.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_DP_cvtin.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_DP_cvtout.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_DP_data_fifo.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_DP_intp.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_DP_intpinfo_fifo.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_DP_lut.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_DP_mul.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_DP_nan.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_DP_sum.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_DP_sumpd_fifo.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_DP_syncfifo.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_RDMA_REG_dual.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_RDMA_REG_single.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_RDMA_cq.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_RDMA_eg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_RDMA_ig.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_RDMA_lat_fifo.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_RDMA_reg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_RDMA_ro_fifo.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_REG_dual.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_REG_single.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_WDMA_dat_fifo.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_dp.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_rdma.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_reg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_slcg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_wdma.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CFGROM_rom.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CMAC_CORE_active.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CMAC_CORE_cfg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CMAC_CORE_mac.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CMAC_CORE_rt_in.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CMAC_CORE_rt_out.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CMAC_CORE_slcg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CMAC_REG_dual.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CMAC_REG_single.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CMAC_core.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CMAC_reg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CSC_SG_dat_fifo.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CSC_SG_wt_fifo.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CSC_WL_dec.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CSC_dl.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CSC_dual_reg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CSC_regfile.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CSC_sg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CSC_single_reg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CSC_slcg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CSC_wl.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_DMAIF_rdreq.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_DMAIF_rdrsp.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_DMAIF_wr.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_GLB_CSB_reg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_GLB_csb.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_GLB_ic.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_HLS_saturate.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_HLS_shiftleftsu.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_HLS_shiftrightsatsu.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_HLS_shiftrightsu.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_MCIF_CSB_reg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_MCIF_READ_IG_arb.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_MCIF_READ_IG_bpt.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_MCIF_READ_IG_cvt.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_MCIF_define.vh</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| <spirit:isIncludeFile>true</spirit:isIncludeFile> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_MCIF_READ_eg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_MCIF_READ_ig.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_MCIF_WRITE_IG_arb.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_MCIF_WRITE_IG_bpt.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_MCIF_WRITE_IG_cvt.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_MCIF_WRITE_cq.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_MCIF_WRITE_eg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_MCIF_WRITE_ig.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_MCIF_csb.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_MCIF_read.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_MCIF_write.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_CORE_cal1d.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_CORE_cal2d.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_CORE_preproc.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_CORE_unit1d.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_RDMA_REG_dual.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_RDMA_REG_single.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_RDMA_cq.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_RDMA_eg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_RDMA_ig.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_RDMA_lat_fifo.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_RDMA_reg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_RDMA_ro_fifo.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_REG_dual.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_REG_single.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_WDMA_DAT_fifo.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_WDMA_cmd.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_WDMA_dat.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_core.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_nan.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_rdma.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_reg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_slcg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_wdma.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_BRDMA_cq_lib.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_BRDMA_gate.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_BRDMA_lat_fifo_lib.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_CORE_gate.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_CORE_pack.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_CORE_unpack.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_HLS_C_int.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_HLS_X_int_alu.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_HLS_X_int_mul.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_HLS_X_int_relu.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_HLS_X_int_trt.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_HLS_c.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_HLS_prelu.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_HLS_relu.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_HLS_sync2data.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_HLS_x1_int.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_HLS_x2_int.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_MRDMA_EG_cmd.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_MRDMA_EG_din.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_MRDMA_EG_dout.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_MRDMA_EG_lat_fifo_lib.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_MRDMA_cq_lib.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_MRDMA_eg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_MRDMA_gate.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_MRDMA_ig.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_NRDMA_cq_lib.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_NRDMA_gate.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_NRDMA_lat_fifo_lib.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_RDMA_EG_ro.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_RDMA_REG_dual.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_RDMA_REG_single.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_RDMA_dmaif.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_RDMA_eg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_RDMA_ig.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_RDMA_pack.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_RDMA_reg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_RDMA_unpack.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_REG_dual.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_REG_single.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_WDMA_DAT_in.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_WDMA_DAT_out.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_WDMA_cmd.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_WDMA_dat.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_WDMA_gate.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_WDMA_intr.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_brdma.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_cmux.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_core.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_mrdma.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_nrdma.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_rdma.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_reg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_wdma.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_XXIF_libs.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_apb2csb.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_cacc.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_cbuf.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_cdma.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_cdp.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_cfgrom.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_cmac.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_core_reset.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_csb_master.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_csc.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_glb.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_mcif.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_HWACC_NVDLA_tick_defines.vh</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| <spirit:isIncludeFile>true</spirit:isIncludeFile> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_partition_a.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_partition_c.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_partition_m.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_partition_o.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_partition_p.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_pdp.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_reset.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_sdp.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_sync3d.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_sync3d_c.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_sync3d_s.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_nvdla.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/OR2D1.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/int_sum_block_tp1.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/nv_ram_rws_128x18.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/nv_ram_rws_16x256.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/nv_ram_rws_16x272.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/nv_ram_rws_16x64.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/nv_ram_rws_256x3.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/nv_ram_rws_256x64.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/nv_ram_rwsp_128x11.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/nv_ram_rwsp_128x6.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/nv_ram_rwsp_16x14.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/nv_ram_rwsp_16x16.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/nv_ram_rwsp_16x65.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/nv_ram_rwsp_8x65.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/nv_ram_rwst_256x8.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/nv_ram_rwsthp_20x4.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/nv_ram_rwsthp_60x21.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/nv_ram_rwsthp_80x17.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/nv_ram_rwsthp_80x9.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/oneHotClk_async_read_clock.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/oneHotClk_async_write_clock.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/p_SSYNC2DO_C_PP.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/p_SSYNC3DO.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/p_SSYNC3DO_C_PPP.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/p_SSYNC3DO_S_PPP.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/p_STRICTSYNC3DOTM_C_PPP.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/sync3d.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/sync3d_c_ppp.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/sync3d_s_ppp.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/sync_reset.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_nvdla_wrapper.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>CHECKSUM_a644eadc</spirit:userFileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| </spirit:fileSet> | |
| <spirit:fileSet> | |
| <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name> | |
| <spirit:file> | |
| <spirit:name>src/HLS_cdp_icvt.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/HLS_cdp_ocvt.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/MUX2D4.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/MUX2HDD2.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_BLKBOX_SINK.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_BLKBOX_SRC0.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_CLK_gate_power.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CACC_CALC_int8.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CACC_assembly_buffer.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CACC_assembly_ctrl.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CACC_calculator.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CACC_delivery_buffer.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CACC_delivery_ctrl.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CACC_dual_reg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/simulate_x_tick.vh</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| <spirit:isIncludeFile>true</spirit:isIncludeFile> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CACC_regfile.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CACC_single_reg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CACC_slcg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDMA_CVT_cell.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDMA_DC_fifo.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDMA_IMG_ctrl.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDMA_IMG_fifo.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDMA_IMG_pack.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDMA_IMG_sg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDMA_IMG_sg2pack_fifo.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDMA_WT_8ATMM_fifo.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDMA_WT_fifo.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDMA_cvt.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDMA_dc.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDMA_dma_mux.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDMA_dual_reg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDMA_img.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDMA_regfile.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDMA_shared_buffer.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDMA_single_reg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDMA_slcg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDMA_status.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDMA_wt.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_DP_INTP_unit.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_DP_LUT_CTRL_unit.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_DP_LUT_ctrl.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_DP_MUL_unit.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_DP_bufferin_tp1.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_DP_cvtin.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_DP_cvtout.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_DP_data_fifo.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_DP_intp.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_DP_intpinfo_fifo.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_DP_lut.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_DP_mul.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_DP_nan.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_DP_sum.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_DP_sumpd_fifo.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_DP_syncfifo.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_RDMA_REG_dual.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_RDMA_REG_single.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_RDMA_cq.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_RDMA_eg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_RDMA_ig.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_RDMA_lat_fifo.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_RDMA_reg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_RDMA_ro_fifo.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_REG_dual.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_REG_single.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_WDMA_dat_fifo.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_dp.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_rdma.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_reg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_slcg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CDP_wdma.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CFGROM_rom.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CMAC_CORE_active.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CMAC_CORE_cfg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CMAC_CORE_mac.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CMAC_CORE_rt_in.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CMAC_CORE_rt_out.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CMAC_CORE_slcg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CMAC_REG_dual.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CMAC_REG_single.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CMAC_core.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CMAC_reg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CSC_SG_dat_fifo.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CSC_SG_wt_fifo.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CSC_WL_dec.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CSC_dl.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CSC_dual_reg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CSC_regfile.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CSC_sg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CSC_single_reg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CSC_slcg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_CSC_wl.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_DMAIF_rdreq.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_DMAIF_rdrsp.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_DMAIF_wr.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_GLB_CSB_reg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_GLB_csb.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_GLB_ic.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_HLS_saturate.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_HLS_shiftleftsu.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_HLS_shiftrightsatsu.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_HLS_shiftrightsu.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_MCIF_CSB_reg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_MCIF_READ_IG_arb.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_MCIF_READ_IG_bpt.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_MCIF_READ_IG_cvt.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_MCIF_define.vh</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| <spirit:isIncludeFile>true</spirit:isIncludeFile> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_MCIF_READ_eg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_MCIF_READ_ig.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_MCIF_WRITE_IG_arb.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_MCIF_WRITE_IG_bpt.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_MCIF_WRITE_IG_cvt.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_MCIF_WRITE_cq.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_MCIF_WRITE_eg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_MCIF_WRITE_ig.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_MCIF_csb.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_MCIF_read.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_MCIF_write.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_CORE_cal1d.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_CORE_cal2d.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_CORE_preproc.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_CORE_unit1d.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_RDMA_REG_dual.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_RDMA_REG_single.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_RDMA_cq.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_RDMA_eg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_RDMA_ig.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_RDMA_lat_fifo.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_RDMA_reg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_RDMA_ro_fifo.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_REG_dual.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_REG_single.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_WDMA_DAT_fifo.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_WDMA_cmd.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_WDMA_dat.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_core.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_nan.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_rdma.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_reg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_slcg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_PDP_wdma.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_BRDMA_cq_lib.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_BRDMA_gate.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_BRDMA_lat_fifo_lib.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_CORE_gate.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_CORE_pack.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_CORE_unpack.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_HLS_C_int.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_HLS_X_int_alu.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_HLS_X_int_mul.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_HLS_X_int_relu.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_HLS_X_int_trt.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_HLS_c.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_HLS_prelu.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_HLS_relu.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_HLS_sync2data.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_HLS_x1_int.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_HLS_x2_int.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_MRDMA_EG_cmd.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_MRDMA_EG_din.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_MRDMA_EG_dout.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_MRDMA_EG_lat_fifo_lib.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_MRDMA_cq_lib.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_MRDMA_eg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_MRDMA_gate.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_MRDMA_ig.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_NRDMA_cq_lib.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_NRDMA_gate.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_NRDMA_lat_fifo_lib.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_RDMA_EG_ro.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_RDMA_REG_dual.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_RDMA_REG_single.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_RDMA_dmaif.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_RDMA_eg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_RDMA_ig.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_RDMA_pack.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_RDMA_reg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_RDMA_unpack.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_REG_dual.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_REG_single.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_WDMA_DAT_in.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_WDMA_DAT_out.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_WDMA_cmd.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_WDMA_dat.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_WDMA_gate.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_WDMA_intr.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_brdma.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_cmux.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_core.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_mrdma.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_nrdma.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_rdma.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_reg.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_SDP_wdma.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_XXIF_libs.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_apb2csb.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_cacc.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_cbuf.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_cdma.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_cdp.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_cfgrom.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_cmac.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_core_reset.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_csb_master.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_csc.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_glb.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_mcif.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_HWACC_NVDLA_tick_defines.vh</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| <spirit:isIncludeFile>true</spirit:isIncludeFile> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_partition_a.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_partition_c.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_partition_m.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_partition_o.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_partition_p.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_pdp.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_reset.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_sdp.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_sync3d.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_sync3d_c.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_NVDLA_sync3d_s.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_nvdla.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/OR2D1.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/int_sum_block_tp1.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/nv_ram_rws_128x18.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/nv_ram_rws_16x256.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/nv_ram_rws_16x272.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/nv_ram_rws_16x64.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/nv_ram_rws_256x3.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/nv_ram_rws_256x64.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/nv_ram_rwsp_128x11.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/nv_ram_rwsp_128x6.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/nv_ram_rwsp_16x14.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/nv_ram_rwsp_16x16.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/nv_ram_rwsp_16x65.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/nv_ram_rwsp_8x65.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/nv_ram_rwst_256x8.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/nv_ram_rwsthp_20x4.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/nv_ram_rwsthp_60x21.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/nv_ram_rwsthp_80x17.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/nv_ram_rwsthp_80x9.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/oneHotClk_async_read_clock.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/oneHotClk_async_write_clock.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/p_SSYNC2DO_C_PP.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/p_SSYNC3DO.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/p_SSYNC3DO_C_PPP.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/p_SSYNC3DO_S_PPP.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/p_STRICTSYNC3DOTM_C_PPP.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/sync3d.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/sync3d_c_ppp.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/sync3d_s_ppp.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/sync_reset.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| <spirit:file> | |
| <spirit:name>src/NV_nvdla_wrapper.v</spirit:name> | |
| <spirit:fileType>verilogSource</spirit:fileType> | |
| <spirit:userFileType>IMPORTED_FILE</spirit:userFileType> | |
| </spirit:file> | |
| </spirit:fileSet> | |
| <spirit:fileSet> | |
| <spirit:name>xilinx_xpgui_view_fileset</spirit:name> | |
| <spirit:file> | |
| <spirit:name>xgui/NV_nvdla_wrapper_v1_0.tcl</spirit:name> | |
| <spirit:fileType>tclSource</spirit:fileType> | |
| <spirit:userFileType>CHECKSUM_f64a5dae</spirit:userFileType> | |
| <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType> | |
| </spirit:file> | |
| </spirit:fileSet> | |
| </spirit:fileSets> | |
| <spirit:description>NV_nvdla_wrapper_v1_0</spirit:description> | |
| <spirit:parameters> | |
| <spirit:parameter> | |
| <spirit:name>Component_Name</spirit:name> | |
| <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">NV_nvdla_wrapper_v1_0</spirit:value> | |
| </spirit:parameter> | |
| </spirit:parameters> | |
| <spirit:vendorExtensions> | |
| <xilinx:coreExtensions> | |
| <xilinx:supportedFamilies> | |
| <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family> | |
| <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family> | |
| <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family> | |
| <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family> | |
| <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family> | |
| <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family> | |
| <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family> | |
| <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family> | |
| <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family> | |
| <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family> | |
| <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family> | |
| <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family> | |
| <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family> | |
| <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family> | |
| <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family> | |
| <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family> | |
| <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family> | |
| <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family> | |
| <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family> | |
| <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family> | |
| <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family> | |
| <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family> | |
| </xilinx:supportedFamilies> | |
| <xilinx:taxonomies> | |
| <xilinx:taxonomy>/UserIP</xilinx:taxonomy> | |
| </xilinx:taxonomies> | |
| <xilinx:displayName>NV_nvdla_wrapper_v1_0</xilinx:displayName> | |
| <xilinx:definitionSource>package_project</xilinx:definitionSource> | |
| <xilinx:coreRevision>2</xilinx:coreRevision> | |
| <xilinx:coreCreationDateTime>2021-07-23T10:43:29Z</xilinx:coreCreationDateTime> | |
| <xilinx:tags> | |
| <xilinx:tag xilinx:name="ui.data.coregen.dd@16f8882a_ARCHIVE_LOCATION">c:/Users/tjwan/Desktop/ZYNQ-NVDLA/IP</xilinx:tag> | |
| <xilinx:tag xilinx:name="ui.data.coregen.dd@50dd5fcf_ARCHIVE_LOCATION">c:/Users/tjwan/Desktop/ZYNQ-NVDLA/IP</xilinx:tag> | |
| <xilinx:tag xilinx:name="ui.data.coregen.dd@7d9f600f_ARCHIVE_LOCATION">c:/Users/tjwan/Desktop/ZYNQ-NVDLA/IP</xilinx:tag> | |
| <xilinx:tag xilinx:name="ui.data.coregen.dd@197aa564_ARCHIVE_LOCATION">c:/Users/tjwan/Desktop/ZYNQ-NVDLA/IP</xilinx:tag> | |
| <xilinx:tag xilinx:name="ui.data.coregen.dd@68027525_ARCHIVE_LOCATION">c:/Users/tjwan/Desktop/ZYNQ-NVDLA/IP</xilinx:tag> | |
| <xilinx:tag xilinx:name="ui.data.coregen.dd@7ce088b6_ARCHIVE_LOCATION">c:/Users/tjwan/Desktop/ZYNQ-NVDLA/IP</xilinx:tag> | |
| <xilinx:tag xilinx:name="ui.data.coregen.dd@2f1a1e69_ARCHIVE_LOCATION">c:/Users/tjwan/Desktop/ZYNQ-NVDLA/IP</xilinx:tag> | |
| <xilinx:tag xilinx:name="ui.data.coregen.dd@8287388_ARCHIVE_LOCATION">c:/Users/tjwan/Desktop/ZYNQ-NVDLA/IP</xilinx:tag> | |
| </xilinx:tags> | |
| </xilinx:coreExtensions> | |
| <xilinx:packagingInfo> | |
| <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion> | |
| <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="c50b6769"/> | |
| <xilinx:checksum xilinx:scope="addressSpaces" xilinx:value="de199977"/> | |
| <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="8cf6d5d9"/> | |
| <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="cd632fd3"/> | |
| <xilinx:checksum xilinx:scope="ports" xilinx:value="68f9a4a5"/> | |
| <xilinx:checksum xilinx:scope="parameters" xilinx:value="6dfbba03"/> | |
| </xilinx:packagingInfo> | |
| </spirit:vendorExtensions> | |
| </spirit:component> | |