verilog_data-1 / OpenROAD /test /aes_asap7.sdc
SAIFIINDUSTRIES's picture
Upload folder using huggingface_hub
5cdf637 verified
Raw
History Blame
86 Bytes
create_clock [get_ports clk] -name core_clock -period 400
set_all_input_output_delays